Staff Engineer (Job No. ESE15-4802)
Verify double data rate (DDR) memory controller subsystem intellectual property of complex system-on-chip (SoC); perform functional coverage models; design and develop efficient, reusable verification...
View ArticleSr. Design Engineer (Job No. ESE15-0203)
Perform functional verification of ASIC/IP blocks using constrained random simulation and assertion based formal verification methodology; develop, review, and execute comprehensive verification plans;...
View Article
More Pages to Explore .....
